WEKO3
アイテム
{"_buckets": {"deposit": "ddd1448d-4f07-436e-895d-8a09d8019d86"}, "_deposit": {"created_by": 3, "id": "29", "owners": [3], "pid": {"revision_id": 0, "type": "depid", "value": "29"}, "status": "published"}, "_oai": {"id": "oai:pu-toyama.repo.nii.ac.jp:00000029", "sets": []}, "author_link": ["33", "34", "32", "35"], "item_2_biblio_info_12": {"attribute_name": "書誌情報", "attribute_value_mlt": [{"bibliographicIssueDates": {"bibliographicIssueDate": "1991-03-30", "bibliographicIssueDateType": "Issued"}, "bibliographicPageEnd": "68", "bibliographicPageStart": "60", "bibliographicVolumeNumber": "1", "bibliographic_titles": [{"bibliographic_title": "富山県立大学紀要"}, {"bibliographic_title": "Bulletin of Toyama Prefectural University", "bibliographic_titleLang": "en"}]}]}, "item_2_description_11": {"attribute_name": "抄録(英)", "attribute_value_mlt": [{"subitem_description": "By using Synthesized Crystal Growth Technology which can simultaneously grow several kinds of semiconductor crystals on a single substrate, it is proposed that high-performance Synthesized-CMOS Devices with high electron \u0026 hole mobilities can realize both of ultra high speed operation and ultra low power dissipation. Assuming the supply voltage of 3.0V and operation temperature at 77K, it is estimated that CMOS devices fabricated by the combination of (p-GaAs/n-Ge) crystals may show the most high performance characteristics among many combinations of element and III-V compound semiconductors. From the circuit simulations of CMOS inverter chain, delay time (τ) and product of delay time and power dissipation (τP) may be improved by a factor of 15 and 14,respectively, in comparison with the conventional Si-type CMOS devices. Moreover, it is expected that the integration density of the Synthesized-CMOS Devices may become higher by about 10 times.", "subitem_description_type": "Other"}]}, "item_2_description_15": {"attribute_name": "表示順", "attribute_value_mlt": [{"subitem_description": "8", "subitem_description_type": "Other"}]}, "item_2_description_16": {"attribute_name": "アクセション番号", "attribute_value_mlt": [{"subitem_description": "KJ00000190524", "subitem_description_type": "Other"}]}, "item_2_source_id_1": {"attribute_name": "雑誌書誌ID", "attribute_value_mlt": [{"subitem_source_identifier": "AN10358595", "subitem_source_identifier_type": "NCID"}]}, "item_2_source_id_19": {"attribute_name": "ISSN", "attribute_value_mlt": [{"subitem_source_identifier": "09167633", "subitem_source_identifier_type": "ISSN"}]}, "item_2_text_6": {"attribute_name": "著者所属(日)", "attribute_value_mlt": [{"subitem_text_value": "工学部電子情報工学科"}, {"subitem_text_value": "工学部電子情報工学科"}]}, "item_2_title_3": {"attribute_name": "論文名よみ", "attribute_value_mlt": [{"subitem_title": "〓"}]}, "item_creator": {"attribute_name": "著者", "attribute_type": "creator", "attribute_value_mlt": [{"creatorNames": [{"creatorName": "大曽根, 隆志"}, {"creatorName": "オオゾネ, タカシ", "creatorNameLang": "ja-Kana"}], "nameIdentifiers": [{"nameIdentifier": "32", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "岩田, 栄之"}, {"creatorName": "イワタ, ヒデユキ", "creatorNameLang": "ja-Kana"}], "nameIdentifiers": [{"nameIdentifier": "33", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "OHZONE, Takashi", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "34", "nameIdentifierScheme": "WEKO"}]}, {"creatorNames": [{"creatorName": "IWATA, Hideyuki", "creatorNameLang": "en"}], "nameIdentifiers": [{"nameIdentifier": "35", "nameIdentifierScheme": "WEKO"}]}]}, "item_files": {"attribute_name": "ファイル情報", "attribute_type": "file", "attribute_value_mlt": [{"accessrole": "open_date", "date": [{"dateType": "Available", "dateValue": "2017-02-24"}], "displaytype": "detail", "download_preview_message": "", "file_order": 0, "filename": "KJ00000190524.pdf", "filesize": [{"value": "469.4 kB"}], "format": "application/pdf", "future_date_message": "", "is_thumbnail": false, "licensetype": "license_free", "mimetype": "application/pdf", "size": 469400.0, "url": {"label": "KJ00000190524.pdf", "url": "https://pu-toyama.repo.nii.ac.jp/record/29/files/KJ00000190524.pdf"}, "version_id": "4769d250-fb71-4269-98c6-e796f9513d48"}]}, "item_language": {"attribute_name": "言語", "attribute_value_mlt": [{"subitem_language": "jpn"}]}, "item_resource_type": {"attribute_name": "資源タイプ", "attribute_value_mlt": [{"resourcetype": "departmental bulletin paper", "resourceuri": "http://purl.org/coar/resource_type/c_6501"}]}, "item_title": "高い(電子・正孔)移動度を有する高性能な統合化 CMOS デバイスの提案", "item_titles": {"attribute_name": "タイトル", "attribute_value_mlt": [{"subitem_title": "高い(電子・正孔)移動度を有する高性能な統合化 CMOS デバイスの提案"}, {"subitem_title": "Proposal of High-Performance Synthesized-CMOS Devices with High-Electron \u0026 Hole Mobilities", "subitem_title_language": "en"}]}, "item_type_id": "2", "owner": "3", "path": ["40"], "permalink_uri": "https://pu-toyama.repo.nii.ac.jp/records/29", "pubdate": {"attribute_name": "公開日", "attribute_value": "2017-02-24"}, "publish_date": "2017-02-24", "publish_status": "0", "recid": "29", "relation": {}, "relation_version_is_last": true, "title": ["高い(電子・正孔)移動度を有する高性能な統合化 CMOS デバイスの提案"], "weko_shared_id": -1}
〓
https://pu-toyama.repo.nii.ac.jp/records/29
https://pu-toyama.repo.nii.ac.jp/records/2918fffd91-a91a-46fb-bea5-ac32edae6d9e
名前 / ファイル | ライセンス | アクション |
---|---|---|
KJ00000190524.pdf (469.4 kB)
|
|
Item type | [ELS]紀要論文 / Departmental Bulletin Paper(1) | |||||
---|---|---|---|---|---|---|
公開日 | 2017-02-24 | |||||
タイトル | ||||||
タイトル | 高い(電子・正孔)移動度を有する高性能な統合化 CMOS デバイスの提案 | |||||
タイトル | ||||||
言語 | en | |||||
タイトル | Proposal of High-Performance Synthesized-CMOS Devices with High-Electron & Hole Mobilities | |||||
言語 | ||||||
言語 | jpn | |||||
資源タイプ | ||||||
資源タイプ識別子 | http://purl.org/coar/resource_type/c_6501 | |||||
資源タイプ | departmental bulletin paper | |||||
雑誌書誌ID | ||||||
収録物識別子タイプ | NCID | |||||
収録物識別子 | AN10358595 | |||||
論文名よみ | ||||||
タイトル | 〓 | |||||
著者 |
大曽根, 隆志
× 大曽根, 隆志× 岩田, 栄之× OHZONE, Takashi× IWATA, Hideyuki |
|||||
著者所属(日) | ||||||
値 | 工学部電子情報工学科 | |||||
著者所属(日) | ||||||
値 | 工学部電子情報工学科 | |||||
抄録(英) | ||||||
内容記述タイプ | Other | |||||
内容記述 | By using Synthesized Crystal Growth Technology which can simultaneously grow several kinds of semiconductor crystals on a single substrate, it is proposed that high-performance Synthesized-CMOS Devices with high electron & hole mobilities can realize both of ultra high speed operation and ultra low power dissipation. Assuming the supply voltage of 3.0V and operation temperature at 77K, it is estimated that CMOS devices fabricated by the combination of (p-GaAs/n-Ge) crystals may show the most high performance characteristics among many combinations of element and III-V compound semiconductors. From the circuit simulations of CMOS inverter chain, delay time (τ) and product of delay time and power dissipation (τP) may be improved by a factor of 15 and 14,respectively, in comparison with the conventional Si-type CMOS devices. Moreover, it is expected that the integration density of the Synthesized-CMOS Devices may become higher by about 10 times. | |||||
書誌情報 |
富山県立大学紀要 en : Bulletin of Toyama Prefectural University 巻 1, p. 60-68, 発行日 1991-03-30 |
|||||
表示順 | ||||||
内容記述タイプ | Other | |||||
内容記述 | 8 | |||||
アクセション番号 | ||||||
内容記述タイプ | Other | |||||
内容記述 | KJ00000190524 | |||||
ISSN | ||||||
収録物識別子タイプ | ISSN | |||||
収録物識別子 | 09167633 |